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Abstract
This paper analyses the use of hybrid continuous-time/discrete-time cascade
Σ∆ modulators for the implementation of power-efficient analog-to-digital con-
verters in broadband wireless communication systems. Two alternative implemen-
tations of multi-rate cascade architectures are studied and compared with conven-
tional single-rate continuous-time topologies, taking into account the impact of
main circuit-level error mechanisms, namely: mismatch, finite dc gain and gain-
bandwidth product. In all cases, closed-form design equations are derived for the
nonideal in-band noise power of all Σ∆ modulators under study, providing analyt-
ical relationships between their system-level performance and the corresponding
circuit-level error parameters. Theoretical predictions match simulation results,
showing that the lowest performance degradation is obtained by a new kind of
multi-rate hybrid Σ∆ modulator, in which the front-end (continuous-time) stage
operates at a higher rate than the back-end (discrete-time) stages. As a case
study, the design of a hybrid GmC/switched-capacitor fourth-order (two-stage, 4-
bit) cascade Σ∆ modulator is discussed to illustrate the potential benefits of the
presented approach1.
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1. Introduction
The need of increasingly higher data rates in mobile telecom systems
demands for power-efficient wideband Analog-to-Digital Converters (ADCs).
Among other ADC techniques, Sigma-Delta Modulators (Σ∆Ms) implemented
with Continuous-Time (CT) circuits have demonstrated to be a suited so-
lution in these applications. Compared with Discrete-Time (DT) Σ∆Ms
– usually implemented with Switched-Capacitor (SC) circuits – CT-Σ∆Ms
achieve faster rates with less power consumption. However, they present
a higher sensitivity than DT-Σ∆Ms to some critical circuit nonidealities,
mainly: clock jitter error and circuit element tolerances [1]. This has moti-
vated the exploration of other alternatives like the so-called Hybrid CT/DT
Σ∆Ms (H-Σ∆Ms) [2, 3, 4, 5, 6], in which the front-end part of the Σ∆M is
implemented with CT circuits, thus benefiting from their faster operation,
embedded anti-aliasing filtering and reduced power dissipation, while keeping
a higher robustness than pure CT-Σ∆Ms against circuit errors.
The main drawback of H-Σ∆Ms is that their sampling rate is indeed lim-
ited by the DT part of the system. This is the main reason why reported sil-
icon implementations of H-Σ∆Ms do not really exploit the speed advantages
of using CT circuits. A possible solution to palliate this limitation might be
using a different sampling frequency for each part (either CT or DT) of the
H-Σ∆M, i.e. using a multi-rate system [7]. This approach has been applied
to both cascade DT- [8] and CT-Σ∆Ms [9]. In both cases, the strategy was
based on using a lower OverSampling Ratio (OSR) in the front-end parts of
the modulator – where most of the power is consumed – and a higher OSR
in the subsequent stages or blocks – where the dynamic requirements can be
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relaxed. These limitations can be palliated in cascade H-Σ∆Ms if the signal
is downsampled across the cascade, so that the CT front-end operates at a
higher clock rate than the DT back-end, thus relaxing its dynamic require-
ments, and achieving the targeted specifications by properly combining the
different OverSampling Ratios (OSRs) in a multi-rate operation [10].
In spite of the potential benefits of the combination of multi-rate signal
processing and hybrid CT/DT circuit techniques, an in-depth study of the
influence of their main circuit nonideal effects on the performance of H-
Σ∆Ms is required to get optimized designs in terms of power consumption
and silicon area. Based on the design equations derived from such a study,
a systematic top-down/bottomp-up design procedure can be established to
reach the required Σ∆M specifications with minimized power dissipation and
silicon area. This procedure has been applied to both CT-Σ∆Ms [1] and SC-
Σ∆Ms [11]. However, to the best of the authors’ knowledge, H-Σ∆Ms have
not been analyzed taking into account the impact of their building-block
errors.
This paper contributes to this topic and analyses the impact of main cir-
cuit nonidealities on the performance of two different types of cascade Multi-
Rate (MR) H-Σ∆Ms. The first one, named UpSampling MR H-Σ∆M (US
MR H-Σ∆M), increases the OSR in the back-end stages in the cascade. The
second one, referred to as DownSampling MR H-Σ∆M (DS MR H-Σ∆M),
decreases the OSR in the back-end stages. Both architectures are compared
with conventional Single-Rate (SR) cascade CT-Σ∆Ms. All the architectures
under study are analyzed in order to obtain closed-form design equations that
relate main Σ∆M performance metrics with circuit-error model parameters.
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These equations, which are also valid for SR H-Σ∆Ms, are compared with
time-domain behavioral simulations, considering diverse cases of signal band-
widths and target effective resolutions, showing a good agreement between
theory and simulated performance. As a case study, the design of a fourth-
order 2-stage cascade DS MR Gm-C/SC Σ∆M with 4-bit quantization is
presented to demonstrate the feasibility of the presented approach to digitize
signals with a 44- to-92dB peak signal-to-(noise+distortion) ratio within a
programmable 5-to-60MHz bandwidth.
The paper is organized as follows. Section 2 gives a background on MR
H-Σ∆Ms, overviewing the conceptual topologies and basic principles behind
upsampling and downsampling strategies. Section 3 describes the modulator
architectures under study, analyzing their main performance figures from an
ideal point of view. The impact of main error mechanisms is analyzed in Sec-
tion 4, validating the theoretical predictions with time-domain simulations.
As an application, the presented study is applied to the systematic high-level
design of a cascade GmC/SC MR H-Σ∆Ms, described in Section 5.
2. Background on Multi-Rate Hybrid Σ∆Ms
Fig. 1(a) shows the conceptual implementation of a conventional cascade
(two-stage) MR-Σ∆M.2 For the sake of generality, multibit quantization will
be assumed in all stages of the cascade, with Bi being the number of bits
of the internal quantizer in the ith stage. The sampling frequency fsi of
the different modulator blocks is depicted in the figure. The most common
2Two-stage cascade Σ∆Ms will be considered in this paper without loss of generality.
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Figure 1: Conceptual block diagram of a upsampling cascade MR-Σ∆M: (a) DT scheme.
(b) Hybrid CT/DT scheme.
situation in conventional MR-Σ∆Ms is that the front-end stage operates at
fs1, whereas the remaining ith stages are sampled at fsi > fs1. This approach
– also referred to as upsampling MR-Σ∆M [10] – benefits from increasing
values of OSR in the back-end stages – where the dynamic requirements are
less demanding than in the front-end stages [7, 9].
The operation behind the modulator in Fig. 1(a) is conceptually the same
as in a conventional SR cascade Σ∆M. All stage outputs are combined by
the Digital Cancellation Logic (DCL) – clocked at fs2 –, so that ideally
only the quantization error of the last stage remains and it is shaped by a
Noise Transfer Function (NTF) whose order (L) is the sum of the orders of
all stages in the cascade (Li). However, as a consequence of using several
sampling frequencies, additional upsampler blocks – represented conceptually
in Fig. 1(a) – are required, where r ≡ fs2/fs1 denotes the upsampling ratio,
with r > 1 [10].
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2.1. Upsampling MR H-Σ∆Ms
The concept of MR-Σ∆Ms can be extended to hybrid CT/DT imple-
mentations as conceptually depicted in Fig. 1(b), that represents a cascade
two-stage MR H-Σ∆M. The circuit nature (either CT or DT) of the dif-
ferent modulator blocks as well as their corresponding sampling frequencies
are highlighted. The analysis of Fig. 1(b) can be carried out by applying a
DT–CT transformation to the front-end stage of Figure 1(b). The resulting
MR H-Σ∆M is equivalent to the original MR DT-Σ∆M. This CT–DT equiva-
lence can be guaranteed because of the DT nature of the (open) loop transfer
function from the front-end quantizer output to the sampled quantizer input
[12, 13].
2.2. Downsampling MR H-Σ∆Ms
Fig. 2 shows a conceptual block diagram of a downsampling (two-stage)
cascade MR H-Σ∆M architecture proposed in [10]. In contrast to conven-
tional (upsampling) MR H-Σ∆Ms, the back-end (DT) stage operates at a
rate lower than that of the front-end (CT) stage; i.e. fs1 = p · fs2 , with
p > 1 being the downsampling ratio. The main drawback of this approach is
the aliasing caused by the downsampling processing, what requires using an
interstage Anti-Aliasing Filtering (AAF). However, as shown in [10], the op-
eration of the AAF can be completely translated to digital domain, by using
two additional digital blocks, whose transfer functions are named H1(z) and
H2(z).
Therefore, the operation behind the modulator in Fig. 2 is essentially the
same as in conventional cascade Σ∆Ms. The main difference is that the DCL
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Figure 2: Conceptual block diagram of a downsampling cascade MR H-Σ∆M [10].
transfer functions are designed so that they must remove not only the quan-
tization error of the front-end stage E1(z), but also its aliased components.
To this purpose, H1(z) and H2(z) must be reconfigurable and programmable
according to the value of p [10]. These functions are completely implemented
in the digital domain, without any extra analog hardware required, and can
be synthesized for different values of p as detailed below.
3. Σ∆M Architectures Under Study
Fig. 3 shows the block diagram of the MR H-Σ∆Ms under study, where
H(s) = 1/s and H(z) = z−1/(1 − z−1), denote the transfer functions of the
CT and DT integrators, respectively. The same loop-filter topology is used in
all cases, consisting of a fourth-order cascade 2-stage (2-2) architecture, where
the front-end stage includes feed-forward paths to implement a Unity Signal
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Transfer Function (USTF). Embedded multi-bit quantization is considered
in both stages of the modulators. Two different topologies are considered
attending to the sampling rate of each stage and its circuit nature, either
CT or DT. Fig. 3(a) is a conventional US MR H-Σ∆M, where the back-end
stage operates at a higher sampling frequency than the front-end stage [7],
i.e. fs2 = r · fs1. The opposite operation is carried out in Fig. 3(b), which
corresponds to a DS MR H-Σ∆M, in which the front-end stage operates at
the highest sampling rate, i.e. fs1 = p · fs2.
Both MR H-Σ∆Ms in Fig. 3 are compared with the conventional cascade
SR CT-Σ∆M shown in Fig. 4, where both stages are implemented using CT
circuits and operate at the same sampling frequency, fs.
3.1. Ideal Noise Transfer Function
The analysis of the modulators in Fig. 3 can be carried out in the Z-
domain by applying a CT-to-DT transformation to the CT stages, so that
the resulting DT-Σ∆Ms are equivalent to the original Σ∆Ms [14]. Thus,
assuming a linear model for the quantizers in Fig. 3(a) and Fig. 4(a) and
Non-Return-to-Zero (NRZ) feedback DACs in the CT stages, it can be shown
that the quantization NTF at the output of both modulators are respectively
given by [9, 10]:
NTFSR(z) = (1− z−1)(L1+L2) (1)
NTFUS(z) = (1− z−r)L1(1− z−1)L2 (2)
where L1 = 2 and L2 = 2 stand for the order of the front-end and the
back-end stages of the modulators, respectively.
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Figure 3: Cascade 2-2 MR H-Σ∆Ms: (a) US MR H-Σ∆M. (b) DS MR H-Σ∆M.
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Note that the back-end (DT) stage of the DS MR H-Σ∆M shown in
Fig. 3(b) operates at a lower rate than the front-end (CT) stage. Therefore,
the quantization error signal, E1(z), that is fed to the back-end stage, is
downsampled, thus containing aliased components at multiples of fs2. This
can be expressed in the Z-domain as:
E1,AL(z) =
1
p
p−1∑
k=0
E1(z
1/pej(2pik/p)) (3)
Assuming a linear model for the quantizers in Fig. 3(b), it can be shown
that both E1(z) and its aliased error components can be completely cancelled
out if H1(z) and H2(z) are given by the following expression [10]:
H1(z) = H2(z) =
(
p−1∑
k=0
z−k
)L1
(4)
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Figure 5: |NTFDS(f)| versus normalized frequency (f/fs).
Taking into account the above expression, it can be shown that the NTF of
Fig. 3(b) can be written as:
NTFDS(z) = (1− z−1)L1(1− z−p)L2 (5)
Note from (2)-(5) that both MR H-Σ∆Ms in Fig. 3 provide identical noise-
shaping provided that p = r. As an illustration, Fig. 5 plots |NTFDS(f)|
versus the normalized frequency for different cases of p, highlighting the
variation of the notch frequency caused by the multi-rate operation.
3.2. Ideal In-Band Noise Power
Integrating the expressions (1), (2) and (5) within the signal bandwidth,
Bw, it can be shown that the In-Band Noise (IBN) power at the output of
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the modulators in Fig. 3 and Fig. 4 are respectively given by [1, 10]:
IBNidealUS '
∆2pi2Lr2L1
12(2L+ 1)OSR2L+12US
(6)
IBNidealDS '
∆2pi2Lp2L2
12(2L+ 1)OSR2L+11DS
(7)
IBNidealSR '
∆2pi2L
12(2L+ 1)OSR2L+1
(8)
where ∆ stands for the quantization step of the last quantizer; L ≡ L1+L2 =
4 is the loop-filter order of the Σ∆Ms; OSRSR ≡ fs/(2Bw) is the OSR of the
SR CT-Σ∆M, and OSR2US ≡ fs2/(2Bw) and OSR1DS ≡ fs1/(2Bw) denote
the value of the largest OSR in the US MR H-Σ∆M and DS MR H-Σ∆M,
respectively. It can be noted that the expressions in (6) and (7) reduce to
the one obtained by conventional SR CT-Σ∆Ms, shown in (8), provided that
r = p = 1 and OSR2US = OSR1DS = OSRSR. Note also that the same ideal
IBN can be achieved by all Σ∆Ms in Fig. 3, by properly choosing the values
of r, p, OSRSR , OSR2US and OSR1DS . As an illustration, Fig. 6 depicts the
Signal-to-Noise Ratio (SNR) versus OSR1DS for different values of r and p,
showing a good agreement between theory and simulations within a wide
resolution range.
4. Analysis of Nonideal Performance
The performance described above assumed that the Σ∆Ms in Fig. 3 and
Fig. 4 were implemented with ideal building blocks. However, in practice,
the noise shaping (and consequently the effective resolution) of these modu-
lators is degraded by the action of circuit-level errors. This section analyses
the IBN degradation caused by three of the most critical nonideal effects,
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Figure 6: SNR vs. OSR1DS for different values of r and p.
namely: mismatch error, finite OTA dc gain and Gain-BandWidth (GBW)
product. In order to perform this analysis, Forward-Euler (FE) SC integra-
tors, conceptually modeled as shown in Fig. 7(a), will be used for the DT
stages, while Gm-C integrators, considering the 1-pole OTA model depicted
in Fig. 7(b), will be used for the CT blocks.
In order to analyse the impact of a given circuit error, generically denoted
as , a systematic procedure similar to the one used for SC Σ∆Ms [11] and
CT Σ∆Ms [1] is followed, but in this case taking into account that different
circuit dynamics are involved in H-Σ∆Ms. This way, the integrator transfer
functions, H(s) and H(z) in Fig. 3 and Fig. 4, are replaced by the corre-
sponding nonideal functions degraded by errors, H(z,~) and H(s,~), where
~ denotes a generic vector that includes all different model parameters for
a given error. Thus, using a linear model for the quantizers and applying
the CT-to-DT equivalence described in previous section, the effect of circuit
errors can be propagated through the modulator in order to obtain the non-
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ideal expressions for NTF and IBN. This procedure, that can be conceptually
formulated as:
H(z,~), H(s,~)→ NTF(z,~)→ IBN(OSR, Bi, L, p,~) (9)
has been followed to find out the nonideal expressions of the IBN degraded
by different errors described below.
4.1. Capacitor Mismatch and Time-Constant Error
Let us assume that the integrators in Fig. 7 have a weight error caused
by technology process variations. In the case of SC FE integrators, this gain
error – due to capacitor mismatch and denoted as DT – is modeled as a
random deviation of the integrator’s weight, i.e. the ratio between the sam-
pling capacitor CS and the integrator capacitor CI [11]. In the case of Gm-C
realizations, integrator’s weight error, CT, is due to random variations of the
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time constant, i.e. the transconductance-capacitor product [1]. Considering
the effect of DT and CT, H(s) and H(z) become modified as [1, 11]:
H(z, DT) =
(1− DT)z−1
1− z−1 ;H(s, CT) =
(1− CT) · fs
s
(10)
Replacing the above transfer functions in Fig. 3 and Fig. 4, and propa-
gating the impact of mismatch errors according to the procedure formulated
in (9), it can be shown that the IBN power at the output of the Σ∆Ms under
study can be approximated by:
IBNmisSR ' (1 + CT)2 · IBNidealSR +
∆21pi
2L12CT1
12(2L1 + 1)OSR
2L1+1
SR
IBNmisUSMR ' (1 + DT)2 · IBNidealUSMR +
∆21pi
2L12CT1r
2L1+1
12(2L1 + 1)OSR
2L1+1
2US
IBNmisDSMR ' (1 + DT)2 · IBNidealDSMR+
+
∆21pi
2L1
12(2L1 + 1)OSR
2L1+1
1DS
·
p−1∑
k=0
∣∣∣∣α(k)CT11 + β(k)2 CT12
∣∣∣∣2
(11)
where ∆1 stands for the quantization step of the front-end quantizer; CTij
denote the weight error of the j-th Gm-C integrator in the i-th stage (i, j =
1, 2); and α(k) = (2e−j2pik/p − e−j4pik/p) and β(k) = (e−j2pik/p + e−j4pik/p).
4.2. Finite OTA dc Gain
Let us consider now that the integrators in Fig. 7 have a finite OTA dc
gain. This effect can be modeled as a deviation of the integrator transfer
functions given by [1, 11]:
H(z, µ) ' z
−1
1− z−1(1− g · µ) ;H(s, µ) =
fs
µfs + s
(12)
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where g ≡ CS/CI stands for the weight of the SC integrator; µ ≡ 1/Adc,
and Adc = gm · Ro denotes the finite OTA dc gain of both SC and Gm-C
integrators in Fig. 7.
Thus, taking into account this effect on the integrators transfer functions,
it can be demonstrated that the IBN at the output of the modulators in Fig. 3
and Fig. 4 is given by:
IBNgainSR '
[
1 +
2L+ 1
2L− 1 ·
(
µ2 ·OSRSR
pi
)2]
· IBNidealSR +
+
∆21pi
2L1−2µ21
12 · (2L1 − 1) ·OSR2L1−1SR
IBNgainUSMR '
[
1 +
2L+ 1
2L− 1 ·
(
µ2 ·OSR2US
pi
)2]
· IBNidealUSMR+
+
∆21pi
2L1−2µ21r
2L1−1
12 · (2L1 − 1) ·OSR2L1−12US
IBNgainDSMR '
[
1 +
2L+ 1
2L− 1 ·
(
µ2 ·OSR1DS
pip
)2]
· IBNidealDSMR+
+
∆21pi
2L1−2µ21p
2L1−1
12 · (2L1 − 1) ·OSR2L1−11DS
(13)
where µi ≡ 1/Adci1 + 1/Adci2 and Adcij is the dc gain of the j-th integrator
in the i-th stage.
4.3. Gain-BandWidth Product
Following the same procedure as in previous sections, it can be found
that the IBN degradation caused by the effect of the integrators’ GBW can
be modeled by replacing the expressions of CTij and DTij in (11) by the
following expressions:
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CTij ≡ fs
GBWij
; DTij ≡ e
−piGBWij
fs (14)
where GBWij is the value of GBW for the j-th integrator in the i-th stage.
4.4. Comparative Study and Verification by Simulations
In order to verify the theoretical expressions derived in previous section,
the Σ∆Ms under study were compared and simulated using SIMSIDES – a
time-domain behavioral simulator for Σ∆Ms [15]. To make a fair comparison,
the same ideal conditions, i.e. r = p were assumed, and the values of OSR for
each modulator were computed from (6), (7) and (8), so that the same ideal
IBN is achieved in all cases. The same embedded quantizers were used in all
Σ∆Ms under study, considering 4-bit quantization in both stages. Two values
of signal bandwidths were simulated, Bw = 20, 40MHz and a 1-MHz input
tone with amplitude −7dB below quantization full-scale range was applied in
all cases. For the sake of simplicity, only the effect of errors associated to the
front-end (CT) integrators – which are common in all the Σ∆M architectures
in Fig. 3 and Fig. 4 – have been taken into account in the simulations.
Fig. 8 shows the impact of finite dc gain error of the first Gm-C integra-
tor for the Σ∆Ms under study. Note that both theoretical predictions and
simulation results are in good agreement, showing that the DS MR H-Σ∆M
is less sensitive to the impact of this error, regardless the value of r, p and
Bw.
The impact of GBW is illustrated in Fig. 9, highlighting a good matching
between theory and simulations. The worst performance is obtained by the
US MR H-Σ∆M, while a similar degradation is roughly achieved by both DS
17
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Figure 8: SNR vs. finite dc gain error for different values of r, p and: (a) Bw=20MHz. (b)
Bw=40MHz.
MR H-Σ∆M and SR CT-Σ∆M. Indeed, the latter features a higher robust-
ness against the impact of GBW in the first integrator. Finally, Fig. 10 shows
the effect of circuit element tolerances in the time constant of the front-end
Gm-C integrator. It can be noted how both theoretical calculations and simu-
lations demonstrate that the DS MR H-Σ∆M achieves the largest robustness
against mismatches, getting better as both p and Bw increase.
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Figure 9: SNR vs. GBW for different values of r, p and: (a) Bw=20MHz. (b) Bw=40MHz.
5. Case study: A Gm-C/SC Cascade 2-2 DS MR H-Σ∆M
As a case study, Fig. 11 shows a conceptual schematic of the modulator
in Fig. 3(b). The front-end (CT) stage is realized using Gm-C integrators.
All transconductors can be tuned in order to keep the time constants, C/gm,
unchanged over C variations. Table 1 shows the values of nominal loop filter
transconductances, gmi (expressed in terms of the unitary transconductance,
gmu) as well as the capacitances, Ci, used to realize both Gm-C and SC
integrators. Note that an extra feedback branch between the output and the
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Figure 10: Effect of mismatch on SNR considering different values of r, p and: (a)
Bw=20MHz. (b) Bw=40MHz.
input of the front-end quantizer and two additional D-latches are included
in order to compensate for the excess loop delay [1]. This extra branch
forces modifying the loop filter coefficients in order to obtain the ideal NTF
given in (5). The back-end (DT) stage – realized with SC circuits – is a
conventional second-order topology based on two feedback paths. Both stages
include multi-level quantizers – 3-level in the front-end stage and 5-level in
the back-end stage – in order to benefit from the extra level provided by fully
differential implementation of the embedded flash ADCs.
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Figure 11: Conceptual Gm-C/SC schematic of the modulator in Fig. 3(c).
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The Full-Scale (FS) reference voltage, VFS, is 1V. Feedback DACs in the
CT front-end stage are implemented as current steering NRZ 3-level DACs
(named IDACs in Fig. 11) because of their potential high-speed operation
and the convenience to inferface with the Gm-C loop filter. The output
currents provided by both IDACs are also shown in Table 1. An additional
voltage-mode 3-level DAC, named VDAC, is required in the inter-stage path.
The digital cancellation logic is implemented as described in Section 2.
Fig. 12 shows the output spectra of the modulator in Fig. 11 for different
values of p, considering a sampling frequency of the front-end stage of fs1 =
1GHz and including thermal noise corresponding to gmu = 75µA/V. Ideally,
the modulator is able to digitize signals with Bw from 5MHz to 60MHz and
an effective resolution ranging from 9 to 16 bits. According to (7), these
specifications can be satisfied for OSR1 ∈ [8, 128] and p = [2, 3, 4, 5, 6]. This
is illustrated in Fig. 13 that represents IBN vs. Bw (Fig. 13(a)) and IBN
vs. OSR1 (Fig. 13(b)) for different values of p. In this case, three values
of fs1 are considered, fs1 = 1GHz, 500MHz and 333MHz. The values of the
Gm-C integration capacitors, C1,2 are changed according to the expressions
shown in Table 1, by using a switchable bank of three unit capacitances
of value Cu=1.2pF. The sampling frequency of the SC back-end stage can
be reconfigured through a programmable clock-phase generator, such that
fs2 = fs1/p. Both clock-phase generators are synthesized and controlled by
a single master clock – generated by a digital PLL-based synthesizer whose
reference frequency is fs1. This is conceptually depicted in Fig. 14, where
clock phases of both CT and SC stages are shown for different values of p.
Fig. 17 illustrates the effect of circuit element tolerances in the CT part
22
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Figure 12: Output spectra for: (a) p = 3, (b) p = 4, (c) p = 5.
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Figure 13: IBN for different values of p: (a) IBN vs. Bw. (b) IBN vs. OSR1.
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Table 1: Loop filter coefficient implementation of Fig.11
Transconductances
gm1 = 4gmu, gm2 = gmu, gm3 = 10gmu, gm4 = 4gmu, gm5 = 16gmu
Capacitances
Gm-C Integ. C1 = gm1/fs1, C2 = gm4/fs1
SC Integ. Cs1 = Cs4 = 0.4pF, Cs2 = Cs3 = 0.1pF, Cs5 =0.2pF,Ci1 = Ci2=0.4pF
Voltage-to-Current Converters and Feedback DACs
R = 1/gm1 = 3.3kΩ, IDAC1 = 4gmuVFS=300µA, IDAC2 = 2gmuVFS=150µA
Digital PLL-based 
Synthesizer
SC Clock-Phase 
Generator
fs1
φ1sc
p
φ2sc
fs2
(a)
(b)
!!
!"
!!
!"
#$!%&
#$!%'
!!
!"
#$!%"
!!
!"
()!*
! " & ' +
p = 2
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p = 4
Figure 14: Clock phase generator. (a) Conceptual block diagram. (b) Clock phases for
different values of the multi-rate ratio.
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Figure 15: IBN degradation caused by finite OTA dc gain in (a) 1st and (b) 2nd Gm-C
integrators.
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Figure 16: IBN degradation due to GBW of the front-end Gm-C integrator.
and capacitor mismatch in the DT part of the modulator, by showing an
histogram of IBN for Bw = 20MHz and different values of p. In order to
evaluate the impact of random circuit errors, a 250-sample Monte Carlo
simulation was carried out, considering a standard deviation of 1% in the
transconductances and 5% for the capacitors in the CT part of the circuit,
while a 0.1% mismatch variation was considered for the SC stage. Note
that the effective resolution degradation is similar to the one obtained in
conventional cascade Σ∆Ms.
Table 2 sums up the modulator performance in terms of the maximum
signal bandwidth, Bwmax, that can be handled for a given value of p, fs1
and the Signal-to-(Noise+Distortion) Ratio (SNDR). The table includes also
the circuit-level performance metrics required to achieve this modulator per-
formance, including both nonideal and nonlinear effects, such as the input-
referred third-order intercept point (IIP3). In the case of SC integrators,
folded cascode operational amplifiers were considered and their electrical per-
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Figure 17: Monte Carlo simulation for fs1 = 1GHz and Bw =20MHz.
formance – extracted from transistor-level simulations carried out in Cadence
Spectre – are also shown, considering a 1.2-V 90-nm CMOS technology.
The diverse range of specifications covered by the proposed modulator
is illustrated in Fig. 18, that represents SNDR vs. input amplitude for
fs1 =1GHz and considering different values of Bw and p, taking into account
all circuit nonideal and nonlinear effects listed in Table 2. It can be noted that
the modulator is able to cover a wide region in the resolution-vs-bandwidth
plane.
Conclusions
The comparative study presented in this work has demonstrated that re-
ducing the clock rate in the back-end stages of multi-rate cascade hybrid
continuous-time/discrete-time Σ∆ modulators results in more efficient and
robust data-converter architectures, compared to those based on conventional
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Table 2: Modulator Performance Summary
Modulator
p 2 3 4 5 6 (2,6) 2
fs1 1GHz 500MHz 333MHz
Bwmax (MHz) 60 50 40 30 25 20 5 10 5
SNDR (bits) 7 8.3 8.9 10 10.5 11.5 15 12.5 14.6
Clock Jitter (ps) 8.9 4 3 1.6 1.2 0.7 0.2 0.9 0.3
Front-End Gm-C Integrator
DC Gain (dB) 20 20 20 25 25 30 40 35 40
GBW (GHz) 0.7 0.8 0.8 1 1.2 1.5 1.5 1.5 1.5
IIP3 (dBV) 10 13 15 18 20 25 35 30 35
Input Swing 500mV
Output Swing 500mV
Second Gm-C Integrator and Loop-filter Transconductances
DC Gain (dB) 20 20 20 25 25 30 40 35 40
GBW (MHz) 200 250 250 300 350 400 500 450 500
IIP3 (dBV) 5 7 7 10 12 15 15 15 15
Input Swing 500mV
Output Swing 500mV
SC Integrators (Transistor-Level Performance)
DC Gain (dB) 47
gm (mA/V) 4.4
Phase Margin 73.4°
Output Current (µA) 404
Input Parasitic Cap. (pF) 0.2
Out. Parasitic Cap. (pF) 0.1
Output Swing (mV) 700
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Figure 18: SNDR vs. amplitude for different values of Bw and p.
multi-rate (upsampling) topologies. The proposed downsampling multi-rate
architectures are indeed less sensitive to the effect of the most critical er-
ror mechanisms that affect the performance of hybrid cascade Σ∆ modula-
tors. The presented systematic methodology have resulted in the derivation
of closed-form expressions that relate the main performance metrics of the
modulators under study with their main circuit-error model parameters. The
resulted expressions can be used for the design of either single-rate or multi-
rate cascade hybrid Σ∆ modulators. This has been illustrated trough the
high-level design of a multi-rate hybrid Gm-C/SC fourth-order cascade 2-2
Σ∆ modulator, intended to digitise signals with a 5-to-60MHz reconfigurable
bandwidth, 7-to-15 bit scalable resolution and adaptive power consumption.
The analytical procedures, as well as the architectural and circuital tech-
niques presented in this work are being applied to the design of reconfigurable
low-pass/band-pass Σ∆ RF-to-digital converters in software-defined-radio re-
ceivers integrated in nanometer CMOS technologies.
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